A Practical Logic BIST for ASIC Designs

نویسندگان

  • Yasuo Sato
  • Motoyuki Sato
  • Koki Tsutsumida
  • Toyohito Ikeya
  • Masatoshi Kawashima
چکیده

Increasing number of pins or gates in the latest LSI’s requires a lot of testing resources. The conventional scan-based testing requires a costly tester (ATE) equipped with a lot of pin electronics. Since reducing the testing cost is a crucial issue in industry, we have introduced an approach using scan-based logic BIST to solve this problem. The logic BIST has applied to many ASIC design chips, which have up to several million gates.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Logic BIST for large industrial designs: real issues and case studies

This paper discusses practical issues involved in applying logic built-in self-test (BIST) to four large industrial designs. These multi-clock designs, ranging in size from 200K to 800K gates, pose significant challenges to logic BIST methodology, flow, and tools. The paper presents the process of generating a BIST-compliant core along with the logic BIST controller for at-speed testing. Compar...

متن کامل

Embedded DRAM design and architecture for the IBM 0.11-µm ASIC offering

This paper presents an overview of the macro design, architecture, and built-in self-test (BIST) implementation as part of the IBM thirdgeneration embedded dynamic random-access memory (DRAM) for the IBM Blue Logic 0.11m application-specific integrated circuit (ASIC) design system (CU-11). Issues associated with embedding DRAM in an ASIC design are identified and addressed, including fundamenta...

متن کامل

BIST for Deep Submicron ASIC Memories with High Performance Application

Today’s ASIC designs consist of more memory in terms of both area and number of instances. The shrinking of geometries has an even greater effect upon memories due to their tight layouts. These two trends are putting much greater demands upon memory BIST requirements. At-speed testing and custom test algorithms are becoming essential for insuring overall product quality. At-speed testing on mem...

متن کامل

A Flexible Logic BIST Scheme and Its Application to SoC Designs

Built-In Self-Test for logic circuits or logic BIST is gaining popularity as an effective solution for the test cost, test quality, and test reuse problems. Logic BIST implements most of ATE functions on chip so that the test cost can be reduced through less test time, less tester memory requirement, or even a cheaper tester. Logic BIST applies a large number of test patterns so that more defec...

متن کامل

VHDL Implementation of ALU with Built In Self Test Technique

In today’s Integrated Circuits (ICs), Built-In-Self Test (BIST) is becoming increasingly important as designs become more complicated. BIST is a design technique that allows a circuit to test itself Test pattern generator (TPG) using Linear Feedback Shift Resister (LFSR) is proposed which is more suitable for BIST architecture.In this paper we have design ALU (arithmetic and logic unit) in VHDL...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001